

FIG. 1

The block diagram illustrates the HFL architecture with the following components and connections:

- CLOCKGEN (210)**: Provides clock signals to the CFSM, TOP FSM, and COEFF. MEMORY WRITE LOGIC.
- TOP FSM (212)**: Receives control signals from the CBUS REGISTERS and sends *goCoeff* and *goFilter* signals to the CFSM and DRWFSM, respectively.
- CBUS REGISTERS (243)**: Connected to the CBUS to MCP and provides control signals to the TOP FSM and DRWFSM.
- CFSM (214)**: Receives control signals from the TOP FSM and provides HFL\_next\_rd3, HFL\_next\_rd1, and HFL\_next\_rd2 signals to the DRWFSM.
- OPERATION CONTROL & CONTEXT/DATA READ/WRITE REQUEST/CONTROL DRWFSM (230)**: Receives control signals from the TOP FSM and CFSM. It provides HFL\_next\_wr1 and HFL\_next\_wr2 signals to the CBUS and sends control signals to the FUNCTIONAL UNIT DATAPATH.
- FUNCTIONAL UNIT DATAPATH (223)**: Receives HFL\_INpixel and HFL\_INcontext signals. It outputs HFL\_OUTpixel and HFL\_OUTcontext signals. It is connected to the COEFF MEMORY via multiple data lines.
- COEFF MEMORY (224)**: Receives HFL\_INcoeff and control signals from the DRWFSM. It provides a *clk* signal to the COEFF. MEMORY WRITE LOGIC.
- COEFF. MEMORY WRITE LOGIC (222)**: Receives control signals from the DRWFSM and the CLOCKGEN, and provides a *clk* signal to the COEFF MEMORY.

F I G 2






FIG. 3

**Fig. 4**

212



end\_cond= (FILTER && LDCF) ? (Fdone1 && Cdone1)  
: ((FILTER) ? Fdone1 : Cdone1)



20250303 14:30:00

222






FIG. 5



$c\_rd\_addr = \{topbit, rphi[4:0]\}$   
 $c\_wr\_addr = \{WR\_HI, wphi[4:0]\}$

Fig 6A





FIG. 6B



**Fig. 7**






FIG. 8




FIG. 9





FIG. 10

sent to the multiplier stage

Direct Input Pipeline





FIR11

FIG. 12




FIG.13

